acereca/bath
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

update 20180601

Browse Source
This commit is contained in:
acereca
2018-06-02 09:40:34 +02:00
parent cfcc67fd86
commit 40d7230bd0
4 changed files with 76 additions and 56 deletions
Download Patch File Download Diff File Expand all files Collapse all files
parts/intro.tex
+19 -3
View File
@@ -2,9 +2,25 @@
\chapter{Intro}
\section{The Hardware}
\section{Premise}
The hardware used in this thesis is a PowerIt board, developed in the electronic visions group. It functions as power supply inside of the Waferscale System\footnote{
\section{Hardware Overview}
The hardware used in this thesis is a PowerIt board, developed in the electronic visions group\footnote{
%TODO
}. It functions as power supply inside of the Waferscale System\footnote{
%TODO
}. In which it iis providing the HICANN Chips with ~1.8V and the FPGAs with 9.6V.
} (fig. \ref{wss}).
\begin{figure}[h]
\centering
\includegraphics[width=.9\textwidth]{../InternReport/img/waferscale_system.png}
\caption{WSS}
\label{wss}
\end{figure}
In which it is providing the Wafer with 1.8V and the FPGAs with 9.6V. Its maximum rated Pwerdraw is 2kW.
<containing intro to system and board>
\section{Measurement Hardware}
<contains circuits to all measureing adcs, and description of the measureing process>