Merge branch 'master' of ssh://acereca.ddns.net:11444/acereca/BaTh
This commit is contained in:
commit
598d06e31a
|
@ -11,6 +11,7 @@
|
||||||
| 6.9. | Kolloquium |
|
| 6.9. | Kolloquium |
|
||||||
|
|
||||||
## Content
|
## Content
|
||||||
|
|
||||||
- I2C
|
- I2C
|
||||||
- v2
|
- v2
|
||||||
- [x] Umbau
|
- [x] Umbau
|
||||||
|
@ -80,7 +81,7 @@
|
||||||
- [ ] regulate the system (with missing information)
|
- [ ] regulate the system (with missing information)
|
||||||
- [ ] write / formulate approach and resulting formula / algorithm
|
- [ ] write / formulate approach and resulting formula / algorithm
|
||||||
|
|
||||||
## ToC
|
## Table of Contents
|
||||||
|
|
||||||
- Introduction
|
- Introduction
|
||||||
- What is this about?
|
- What is this about?
|
||||||
|
|
|
@ -1,23 +1,33 @@
|
||||||
%! TEX root = ../thesis.tex
|
%! TEX root = ../thesis.tex
|
||||||
|
|
||||||
|
|
||||||
\chapter{Introduction}
|
\chapter{Introduction}
|
||||||
|
|
||||||
\section{What is this about?}
|
\section{What is the BrainScale System?}
|
||||||
|
|
||||||
\section{What's the PowerIt Subsystem?}
|
The BrainScaleS Wafer System, developed and used in the electronic visions Group at Heidelberg University is a neuromorhic hardware implementation.
|
||||||
|
|
||||||
|
For this Thesis important core components, inside the System, are the mixed-signal ASICs, named HICANNs (on Wafer in fig. \ref{wss}), and FPGAs for controlling these HICANNs \cite{hbpguidebook-brainscales}
|
||||||
|
|
||||||
The hardware used in this thesis is a PowerIt board, developed in the electronic visions group\footnote{
|
|
||||||
%TODO
|
|
||||||
}. It functions as power supply inside of the WaferScale System\footnote{
|
|
||||||
%TODO
|
|
||||||
} (fig. \ref{wss}).
|
|
||||||
\begin{figure}[h]
|
\begin{figure}[h]
|
||||||
\centering
|
\centering
|
||||||
\includegraphics[width=.9\textwidth]{../InternReport/img/waferscale_system.png}
|
\includegraphics[width=.9\textwidth]{../InternReport/img/waferscale_system.png}
|
||||||
\caption{WSS}
|
\caption{The BrainScaleS wafer-scale hardware system}
|
||||||
\label{wss}
|
\label{wss}
|
||||||
\end{figure}
|
\end{figure}
|
||||||
In which it is providing the Wafer with 1.8V and the FPGAs with 9.6V. Its maximum rated power draw is 2kW.
|
|
||||||
|
\section{What's the PowerIt Subsystem?}
|
||||||
|
|
||||||
|
The hardware used in this thesis is a PowerIt board (fig. \ref{}), developed in the electronic visions group. It functions as power supply inside of the Waferscale System (fig. \ref{wss}).
|
||||||
|
|
||||||
|
\begin{figure}[h]
|
||||||
|
\centering
|
||||||
|
\includegraphics[width=.9\textwidth]{../InternReport/img/poweritv2_teststand_2}
|
||||||
|
\caption{PowerIt Board top view, in test}
|
||||||
|
\label{}
|
||||||
|
\end{figure}
|
||||||
|
|
||||||
|
In which it is providing the Wafer with 1.8V and the FPGAs with 9.6V. Its maximum rated Pwerdraw is 2kW.
|
||||||
|
|
||||||
<containing intro to system and board>
|
<containing intro to system and board>
|
||||||
|
|
||||||
|
|
|
@ -24,4 +24,7 @@
|
||||||
\include{parts/experiments}
|
\include{parts/experiments}
|
||||||
\include{parts/results}
|
\include{parts/results}
|
||||||
\include{parts/outlook}
|
\include{parts/outlook}
|
||||||
|
|
||||||
|
\bibliographystyle{ieeetr}
|
||||||
|
\bibliography{ubib/ubib}{}
|
||||||
\end{document}
|
\end{document}
|
||||||
|
|
Loading…
Reference in New Issue