Bachelor Thesis Tex-files
Go to file
acereca 123f0f17d4 try collapsable 2018-06-14 18:22:04 +02:00
data add live plotting example 2018-06-12 21:53:08 +02:00
parts updat 20180612 1430 2018-06-12 14:20:50 +02:00
tabs update 20180530 1200 2018-05-30 11:59:50 +02:00
templates add templates and preambles 2018-04-05 10:41:17 +02:00
tikz update 20180517 2100 2018-05-17 21:01:27 +02:00
.gitignore updat 20180612 1430 2018-06-12 14:20:50 +02:00
.gitlab-ci.yml argh 2018-06-12 14:42:36 +02:00
README.md try collapsable 2018-06-14 18:22:04 +02:00
preamble.tex update 2018-06-11 16:42:54 +02:00
temp_content.tex update 20180517 2100 2018-05-17 21:01:27 +02:00
thesis.tex update 2018-06-11 16:42:54 +02:00

README.md

Bachelor Thesis Tex-files

Timeline

Date
7.6. Start
14.6. Table of Contents
9.8. last possibility for "first draft"
30.8. Deadline
6.9. Kolloquium
## Content - I2C - v2 - [x] Umbau - [x] **packed** union based data structures (removes the need for magic numbers - [ ] safe types inside `pi2cproto.h` - [ ] ~~old~~ - [x] ballast - [x] reused - remaining compatability to v1 - [ ] new - [x] UUID readout - [x] r/w-ablility for both 1.8V potentiometers - [x] raw memory mapping - [x] why is `mon48v = 0x11`? - missing `__attribute__((packed))` declarations - [x] why are `digipoti` and `anapoti` only readable from `0x02` and `0x04` not partial? - same as above - [ ] instability on mass spi communication - timebased / overflow ?
  • Calibration

    • characterize adcbehaviour
      • plot resulting fitted incline of $\Delta$V vs. num. of readcycles
      • see if v_pin same as v_keith_pin
        • on dV of small enough -> adc circuit working correctly -> calib
      • reasoning for using a given sampleTicks value
        • smallest gain error -> inconsistent
        • smallest offset -> inconsistent
        • hightst samplerate -> sampleTicks = 1
        • pin plot -> sampleTicks = 0 is no go
        • pin plot -> sampleTicks in 1-7
    • polynomials
      • polynomials rw-able
    • 10I calc
    • differences between PIts?
      • if yes then we need a PITDB
      • if not then we can hardset those values
    • ADC vs. Keithley
      • redo after selection of sampleTicks value
        • 48V
        • 10V
        • 1.8V
      • calibrate based on fit
        • 48V
        • 10V
        • 1.8V
    • ADC vs. EL
      • without calib
        • 48I
        • 10I
        • 1.8I
      • with calib
        • 48I
        • 10I
        • 1.8I
    • Temp
      • accuracy
      • position in system
        • inside chip -> on underside of board, between frame and board
      • relevancy
        • peace of mind if readout correct and not too high (no experience)
  • 1.8V Regulation

    • compare regulation concepts
      • there's overshoot: less oscillation is good, as long as we don't take forever to achieve those
      • stabilize
    • regulate the system (with missing information)
      • write / formulate approach and resulting formula / algorithm

ToC

  • Introduction
    • What is this about?
    • What's the PowerIt Subsystem?
    • Goals
      • Firmware
      • Calibration
      • Regulation
  • Theory
    • Hardware Component Behavior
    • ADC Calibration
    • 1.8V Output Regulation
  • Experiments
    • Setup
      • Hardware

      • Softwarestack

        graph LR;
            fw[PIt Firmware] --- pot[Potentiometers];
            fw --- srv["PItStop Server (RPi)"];
            srv -.- agg[PItStop Aggregator];
        
    • Characterization
      • Voltages
      • Currents
    • after Calibration
      • Voltages
      • Currents
    • 1.8V Regulation
      • Characterization of Dropoff
      • after Correction
  • Results
    • Firmware
      • I$^2$C mapped register- Table
    • Calibration
      • Calibration-Table
      • "How to calibrate a PowerIt"
    • Regulation
  • Outlook